This repository contains Verilog implementations and testbenches for various types of adders, ranging from basic to advanced designs. Each adder is verified using testbenches and follows a structured ...
A collection of Verilog-based RTL design projects with testbenches, simulated using Icarus Verilog and GTKWave. This repo showcases foundational digital logic circuits as part of my VLSI learning jour...