GitHub 中文社区
回车: Github搜索    Shift+回车: Google搜索
论坛
排行榜
趋势
登录

©2025 GitHub中文社区论坛GitHub官网网站地图GitHub官方翻译

  • X iconGitHub on X
  • Facebook iconGitHub on Facebook
  • Linkedin iconGitHub on LinkedIn
  • YouTube iconGitHub on YouTube
  • Twitch iconGitHub on Twitch
  • TikTok iconGitHub on TikTok
  • GitHub markGitHub’s organization on GitHub
集合主题趋势排行榜
#

icarus

Website
Wikipedia
https://static.github-zh.com/github_avatars/MuratovAS?size=40
MuratovAS / icesugar-riscv

#编辑器#A RiscV verilog project for Lattice FPGA using VSCode. With the function of automated installation Toolchain

Codefpgatoolchainicarusice40ideRISC-VVerilogVisual Studio Code
Verilog 6
2 年前
https://static.github-zh.com/github_avatars/MuratovAS?size=40
MuratovAS / icesugar-z80

#编辑器#A Z80 verilog project for Lattice FPGA using VSCode. With the function of automated installation Toolchain

Codefpgaicarusice40idemakefiletoolchainVerilogVisual Studio Codez80
Verilog 5
3 年前
https://static.github-zh.com/github_avatars/prabalraj18?size=40
prabalraj18 / Adder

This repository contains Verilog implementations and testbenches for various types of adders, ranging from basic to advanced designs. Each adder is verified using testbenches and follows a structured ...

electronicsgtkwaveicarusVerilog
Verilog 0
7 个月前
https://static.github-zh.com/github_avatars/DuttPanchal04?size=40
DuttPanchal04 / rtl-design-and-synthesis-using-icarus-verilog-gtkwave-yosys

A collection of Verilog-based RTL design projects with testbenches, simulated using Icarus Verilog and GTKWave. This repo showcases foundational digital logic circuits as part of my VLSI learning jour...

digital-logicgtkwaveVerilogicarusOpen Sourcertlsynthesisverificationyosys
Verilog 0
4 个月前