该仓库已收录但尚未编辑。项目介绍及使用教程请前往 GitHub 阅读 README
A simple, basic, formally verified UART controller
2016-09-21
否
2024-01-29T18:12:25Z
A small, light weight, RISC CPU soft core
Bus bridges and other odds and ends
SD-Card controller, using either SPI, SDIO, or eMMC interfaces
A configurable C++ generator of pipelined Verilog FFT cores
Quadrotor control framework developed by the Robotics and Perception Group
A curated list of awesome datasets for SLAM
PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities
A series of CORDIC related projects
#安全#Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms
Verilog/SystemVerilog Syntax and Omni-completion
A highly optimized single producer single consumer message queue C++ template
Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, PowerPC, RiscV, S390x, TriCore, X86)
CNN Implemetation on ZYNQ-7010
0 条讨论